Superconductive single flux quantum (SFQ) digital circuits can operate at a clock frequency of several tens of gigahertz. The operating margin of an SFQ logic circuit generally decreases with an increase in the operating frequency because of the timing error in the low-bias region caused by the difference in bias dependence of the signal-propagation delay between the data and clock lines. We proposed an improvement in the operating margin by controlling the dependence of the signal-propagation time on the bias voltage. In the present study, we investigated a new optimization method for an SFQ logic gate. We developed a new circuit parameter optimizer, which takes into account not only the bias margin but also the dependence of the signal-propagation delay on the bias voltage. We defined an appropriate evaluation function for the optimization. From the result of the optimization using the defined evaluation function, we designed and demonstrated an SFQ AND gate optimized using the new optimizer.
Introduction
Semiconductor circuits, mainly used in current computation systems, have advanced following the growth of the nanometer-size device-fabrication technology. However, these technologies are confronted with their physical limits such as the increase in the leak current caused by electron tunneling and the heating problem. The superconductive single flux quantum (SFQ) circuit has been studied as a next-generation integrated circuit technology owing to its high-speed and ultra-low-power operation [1] . Thus far, several high-speed operations of SFQ logic digital circuits have been demonstrated. However, even if we design high-speed SFQ logic circuits, the bias margin is limited by the timing error at a high frequency, which is caused by the difference in the dependence of the signal-propagation time on the bias voltage between the data and the clock signal-propagation lines. To avoid timing error, we proposed an improvement in the operating margin by controlling the dependence of the signal-propagation time of the SFQ logic circuit on the bias voltage [2] . However, designing complex SFQ circuits such as multi-input logic gates is difficult because of the complicated relationship between the circuit elements and the dependence of the signal-propagation time on the bias voltage.
In the present study, a new optimization method for an SFQ logic gate was investigated by considering its signalpropagation delay on the bias voltage. To optimize the circuit parameters, automated parameter optimizers were developed [3] to increase the bias and device margin of the SFQ circuit. We developed a new circuit optimizer that considers not only the bias margin but also the dependence of the signal-propagation delay on the bias voltage. We defined an appropriate evaluation function for the optimization. From the optimization using the defined evaluation function, the optimized circuit parameters of the SFQ logic gates can be obtained with wide operating margins and controllability of the bias dependence of the propagation time.
Optimization method
To optimize the circuit parameters of the SFQ circuits, we defined an evaluation function that considers both the bias margin and the dependence of the signal-propagation time on the bias voltage. The defined evaluation function is represented as
where A and B are coefficients in which a circuit designer can set arbitrary values. EB l , EB u , and ED are represented by the following equations: 
where LM and UM are the values of the normalized lower and upper bias margins of the SFQ circuit under the optimization process. N is the number of elements in diff i (diff i is a sequence composed of seven elements) that represents the difference in the bias dependence of the signal-propagation time between the target characteristic and the characteristic of the circuit under the optimization process; diff i is given by the following:
where a i and b i are the bias dependence of the signal-propagation time of the trial and target circuits represented by sequences composed of seven values of the signal-propagation time at various bias voltages. Fig. 1 shows the definitions of a i and b i . The first term in eq. (1) corresponds to the width of the bias margin of the circuit. The second term in eq. (1) corresponds to the controllability of the bias dependence of the signal-propagation time. In the optimization process, coefficients A and B are defined by the designer on the basis of his design concept. The circuit parameters are automatically optimized to reduce the evaluation value calculated by the evaluation function in eq. (1).
Optimization and measurement result
As a case study, we optimized the circuit parameters of an SFQ AND gate using the new optimization tool. Coefficients A and B were set to one. Fig. 2 shows the equivalent circuit of the AND gate. We determined to change the critical current values of J 5 and J 11 , because these junctions were not critical in the circuit operation. The target bias characteristic of the signal-propagation delay was set to be sensitive to the bias voltage compared with that of the conventional AND gate, as shown in Fig. 3 , because the sensitive characteristic is effective in expanding the operating margins of the SFQ logic circuits [2] . The circuit parameters of the conventional AND gate in the CONNECT cell library [4] were used as initial circuit parameters. In the optimization process, the National Institute of Advanced Industrial Science and Technology (AIST) 2.5-kA/cm 2 Nb Standard 2 process [5] was adopted. The bias margin of the conventional AND gate is 70%-130%, which corresponds to (EB l + EB u ) = 1.00. After the optimization process, the bias margin of the AND gate shrank to be 70%-120%. However, the bias dependence of the signal-propagation time approached the target characteristics after the optimization compared with that of the conventional AND gate. Therefore, the ED value, which corresponds to the controllability of the signal-propagation time, was improved from 4.16 to 1.77 by the optimization, whereas the (EB l + EB u ) value deteriorated by 2.60. Therefore, the evaluation value (EB l + EB u + ED) improved from 5.16 to 4.37. The circuit parameters obtained by the optimization are listed in the caption of Fig. 2 . The evaluation value derived by changing each critical current in J 5 and J 11 is shown in Fig. 4 .
We designed the SFQ AND gate using the optimized circuit parameters. We measured the bias margin of the SFQ AND gate as a function of the clock frequency (Fig. 5) . The measured maximum frequency of the AND gate was 51.2 GHz. Fig. 6 shows the measured difference in the signal-propagation time between the conventional and optimized AND gates as a function of the bias voltage. We could obtain signal-propagation time characteristics that are more sensitive to the bias voltage by optimizing the circuit parameters. 
Conclusion
We have developed a new SFQ circuit parameter optimizer that takes into account the bias margin and bias dependence of the signal-propagation delay. We have introduced an evaluation function for the optimizer and optimized the SFQ logic gates. We have designed an AND gate, which controlled of the bias dependence of the signal delay without deteriorating the bias margin and operation frequency compared with the conventional AND gate. A 50-GHz operation of the newly designed AND gate has been experimentally confirmed. 
